{"product_id":"vlsi-universal-vertification-methodology-for-systemverilog","title":"VLSI - Universal Vertification Methodology for SystemVerilog","description":"\u003cp style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(65, 65, 65);font-family:sans-serif;font-size:14px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;margin:revert;orphans:2;padding:0px;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003eIn this course, we will learn the fundamentals of Universal Verification Methodology (UVM) and its role in modern ASIC verification. The course begins with an introduction to UVM concepts, including its structure, components, and advantages in building scalable and reusable verification environments. It then explores advanced UVM case studies to demonstrate real-world applications and best practices in verification. Learners will gain insight into how UVM improves productivity and ensures robust design verification. \u003c\/p\u003e\u003cp style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(65, 65, 65);font-family:sans-serif;font-size:14px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;margin:revert;orphans:2;padding:0px;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003eThis is a self-paced eLearning module, that includes structured content. Knowledge checks are included to reinforce understanding, and you are expected to complete all the sections to successfully earn completion credits. \u003c\/p\u003e\u003cp style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(65, 65, 65);font-family:sans-serif;font-size:14px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;margin:revert;orphans:2;padding:0px;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003e\u003cstrong style=\"box-sizing:border-box;font-style:inherit;font-weight:revert;\"\u003eCourse Objectives\u003c\/strong\u003e\u003c\/p\u003e\u003cul style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(38, 38, 38);display:revert;font-family:Arial, Helvetica, sans-serif;font-size:13px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;list-style-image:revert;list-style-position:revert;list-style-type:disc;margin:revert;orphans:2;padding:0px 0px 0px revert;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003e\n\u003cli\u003eExplain the advantages of using UVM in verification. \u003c\/li\u003e\n\u003cli\u003eDescribe the structure of a UVM-based verification environment.\u003c\/li\u003e\n\u003cli\u003eAnalyze advanced UVM case studies and their applications. \u003c\/li\u003e\n\u003cli\u003eUnderstand how to apply UVM concepts to build scalable and reusable testbenches.\u003c\/li\u003e\n\u003c\/ul\u003e\u003cp style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(38, 38, 38);font-family:Arial, Helvetica, sans-serif;font-size:13px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;margin:revert;orphans:2;padding:0px;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003e \u003c\/p\u003e\u003cp style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(65, 65, 65);font-family:sans-serif;font-size:14px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;margin:revert;orphans:2;padding:0px;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003e\u003cstrong style=\"box-sizing:border-box;font-style:inherit;font-weight:revert;\"\u003eCourse Duration\u003c\/strong\u003e\u003c\/p\u003e\u003cp style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(65, 65, 65);font-family:sans-serif;font-size:14px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;margin:revert;orphans:2;padding:0px;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003e\u003cstrong style=\"box-sizing:border-box;font-style:inherit;font-weight:revert;\"\u003e90 Minutes\u003c\/strong\u003e\u003c\/p\u003e\u003cp style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(65, 65, 65);font-family:sans-serif;font-size:14px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;margin:revert;orphans:2;padding:0px;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003e\u003cstrong style=\"box-sizing:border-box;font-style:inherit;font-weight:revert;\"\u003eTarget Audience\u003c\/strong\u003e\u003c\/p\u003e\u003cp style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(65, 65, 65);font-family:sans-serif;font-size:14px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;margin:revert;orphans:2;padding:0px;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003e\u003cspan style=\"background-color:rgb(255,255,255);color:rgb(65,65,65);font-size:14px;\"\u003e\u003cspan style=\"-webkit-text-stroke-width:0px;box-sizing:border-box;display:inline !important;float:none;font-family:sans-serif;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;orphans:2;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003eEntry-level engineers, technicians, students, or any individuals working directly in the semiconductor industry\u003c\/span\u003e\u003c\/span\u003e\u003c\/p\u003e\u003cp style=\"-webkit-text-stroke-width:0px;background-color:rgb(255, 255, 255);box-sizing:border-box;color:rgb(65, 65, 65);font-family:sans-serif;font-size:14px;font-style:normal;font-variant-caps:normal;font-variant-ligatures:normal;font-weight:400;letter-spacing:normal;margin:revert;orphans:2;padding:0px;text-align:left;text-decoration-color:initial;text-decoration-style:initial;text-decoration-thickness:initial;text-indent:0px;text-transform:none;white-space:normal;widows:2;word-spacing:0px;\"\u003e\u003cstrong style=\"box-sizing:border-box;font-style:inherit;font-weight:revert;\"\u003eNOTE:\u003c\/strong\u003e\u003c\/p\u003e","brand":"Maven Silicon","offers":[{"title":"Default Title","offer_id":67785622651058,"sku":"21589","price":0.0,"currency_code":"USD","in_stock":false}],"thumbnail_url":"\/\/cdn.shopify.com\/s\/files\/1\/0121\/9441\/4651\/files\/800x800_SEMIU_Shopify_800x800_SEMIU_Shopify_VLSI-4_548873f4-e42c-441a-912f-ca7b584848ea.jpg?v=1792710278","url":"https:\/\/store-us.semi.org\/products\/vlsi-universal-vertification-methodology-for-systemverilog","provider":"semi.org","version":"1.0","type":"link"}