SEMI MS13 - Guide for Use of Test Patterns for Characterizing a Deep Reactive Ion Etching (DRIE) Process -

Member Price: $148.00
Non-Member Price: $193.00

Volume(s): MEMS
Language: English
Type: Single Standards Download (.pdf)
SEMI Standards Copyright Policy/License Agreements/System Requirements

Revision: SEMI MS13-0221 (Reapproved 0626) - Current

Revision

Abstract

 

1  Purpose
1.1  Deep reactive ion etching (DRIE) is widely used in MEMS fabrication processes for creating high-aspect ratio anisotropic features. Further, the etch performance is dependent on open area (OA), that is, the amount of area subject to the etch process, which can range from 1% to 60%. It is also dependent on geometric pattern loading effects, the depth of the etch, the materials to be etched and their preparation. The optimal parameters values chosen vary widely according to the type of MEMS device and application. In addition, each tool type—and often each process chamber—has unique recipe settings for optimum etch performance for each material (typically silicon or silicon dioxide) and pattern. These settings include gas flows, duration, temperature profile, etc. The chamber’s environmental conditions also play a role in etch performance and are usually not known to the designer before bringing a design to the foundry. These variables lead to significant costs to both the designer and the foundry, as the process must be tuned to the specific pattern and material combination before production can commence.
2  Scope
2.1  This Guide describes a set of etch test structures for characterizing the performance of DRIE process tools.
NOTICE: SEMI Standards and Safety Guidelines do not purport to address all safety issues associated with their use. It is the responsibility of the users of the Documents to establish appropriate safety and health practices, and determine the applicability of regulatory or other limitations prior to use.

 

Referenced SEMI Standards (purchase separately)
SEMI 3D5 — Guide for Metrology Techniques to be Used in Measurement of Geometrical Parameters of Through-Silicon Vias (TSVs) in 3DS-IC Structures
NOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions.

 

Revision History
SEMI MS13-0221 (Reapproved 0626)
SEMI MS13-0221 (first published)

Interested in purchasing additional SEMI Standards?

Consider SEMIViews, an online portal with access to over 1000 Standards.

Refund Policy: Due to the nature of our products, SEMI has a no refund/no exchange policy. Please make sure that you have reviewed your order prior to finalizing your purchase. All sales are final.